IDEAS home Printed from https://ideas.repec.org/h/spr/sprchp/978-981-95-2457-0_2.html
   My bibliography  Save this book chapter

High-Level Synthesis in VLSI Design

In: Optimization Methods in VLSI Design

Author

Listed:
  • Apoorva S. Shastri

    (Dr. Vishwanath Karad MIT World Peace University, Institute of Artificial Intelligence)

Abstract

High-level Synthesis is a step used in VLSI design to convert an architecture behavior model, typically coded in C, C++ or SystemC, to a Register transfer language (RTL) model. This step is profoundly used in front end cycle of chip design in VLSI industry. RTL model is essentially a Verilog or VHDL model. Industry uses Synopsys Fusion Compiler (FC) or Synopsys Design Compiler (DC) for HLS. HLS helps implement the architecture’s function in a way which consumes least power, least area and maximizes performance. This chapter circles various HLS methods used in VLSI. The techniques discussed estimate the operation age of an integrated circuit, solve Boolean Satisfiability for computer-aided design problem and summarize methods in integrated circuit reverse engineering with Latency-sensitive HLS for complex DSP Design. Gate sizing with pipelining constraints and geometric programing is also discussed in this chapter. Crosstalk noise mitigation through variable gate bias transmission gate is covered.

Suggested Citation

  • Apoorva S. Shastri, 2025. "High-Level Synthesis in VLSI Design," Springer Books, in: Apoorva S. Shastri (ed.), Optimization Methods in VLSI Design, chapter 0, pages 31-58, Springer.
    • Handle: RePEc:spr:sprchp:978-981-95-2457-0_2
    DOI: 10.1007/978-981-95-2457-0_2
    as

    Download full text from publisher

    To our knowledge, this item is not available for download. To find whether it is available, there are three options:
    1. Check below whether another version of this item is available online.
    2. Check on the provider's web page whether it is in fact available.
    3. Perform a
    for a similarly titled item that would be available.

    More about this item

    Statistics

    Access and download statistics

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:spr:sprchp:978-981-95-2457-0_2. See general information about how to correct material in RePEc.

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no bibliographic references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: Sonal Shukla or Springer Nature Abstracting and Indexing (email available below). General contact details of provider: http://www.springer.com .

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service. RePEc uses bibliographic data supplied by the respective publishers.