IDEAS home Printed from https://ideas.repec.org/a/spr/telsys/v68y2018i4d10.1007_s11235-017-0412-2.html
   My bibliography  Save this article

Hardware implementation of fault tolerance NoC core mapping

Author

Listed:
  • Naresh Kumar Reddy Beechu

    (National Institute of Technology)

  • Vasantha Moodabettu Harishchandra

    (National Institute of Technology)

  • Nithin Kumar Yernad Balachandra

    (National Institute of Technology)

Abstract

Due to performance and reliability, network on chip (NoC) is considered to be the future generation interconnect technique for multiple cores in a chip. This paper proposes a system level core mapping technique which improves the performance of the whole system, while rectifying the temporary faults and permanent faults in the system using error correcting codes and spare core. This technique mainly focuses on the core mapping and faults on the system. This results in reliable core mapping and improved performance when a fault-related error occurs on an NoC. At last, the proposed core mapping technique is simulated and verified on FPGA board (Kintex-7 FPGA KC705 Evaluation Kit).

Suggested Citation

  • Naresh Kumar Reddy Beechu & Vasantha Moodabettu Harishchandra & Nithin Kumar Yernad Balachandra, 2018. "Hardware implementation of fault tolerance NoC core mapping," Telecommunication Systems: Modelling, Analysis, Design and Management, Springer, vol. 68(4), pages 621-630, August.
  • Handle: RePEc:spr:telsys:v:68:y:2018:i:4:d:10.1007_s11235-017-0412-2
    DOI: 10.1007/s11235-017-0412-2
    as

    Download full text from publisher

    File URL: http://link.springer.com/10.1007/s11235-017-0412-2
    File Function: Abstract
    Download Restriction: Access to the full text of the articles in this series is restricted.

    File URL: https://libkey.io/10.1007/s11235-017-0412-2?utm_source=ideas
    LibKey link: if access is restricted and if your library uses this service, LibKey will redirect you to where you can use your library subscription to access this item
    ---><---

    As the access to this document is restricted, you may want to search for a different version of it.

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:spr:telsys:v:68:y:2018:i:4:d:10.1007_s11235-017-0412-2. See general information about how to correct material in RePEc.

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no bibliographic references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: Sonal Shukla or Springer Nature Abstracting and Indexing (email available below). General contact details of provider: http://www.springer.com .

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service. RePEc uses bibliographic data supplied by the respective publishers.