IDEAS home Printed from https://ideas.repec.org/a/jbh/ijsrcs/v2y2017i4idhcseit172489.html

Design of Reversible 32-Bit and 64-Bit BCD Add-Subtract using DKG Gate

Author

Listed:
  • Aseem Shrivastava
  • Vipul Agarwal

Abstract

Reversible logic gates have gained great attention due to its competence to reduce the power dissipation. Therefore, it is widely adopted as the main requirement in low power digital design. Reversible logic has been widely used in advanced computing applications such as DNA computing, low power CMOS design, in bio information, Optical information processing, and nanotechnology and quantum computation. In all these applications the prime application of the Reversible logic is for designing and implementation of the Arithmetic and logic gate unit (ALU) tasks. This paper focuses to improve the efficiency of the arithmetic operations by reducing the desired power consumptions in the existing Reversible ALU designs and to compare the performance of the various existing reversible logic gates for ALU designs mentioned that ALU.

Suggested Citation

  • Aseem Shrivastava & Vipul Agarwal, 2017. "Design of Reversible 32-Bit and 64-Bit BCD Add-Subtract using DKG Gate," International Journal of Scientific Research in Computer Science, Engineering and Information Technology, International Journal of Scientific Research in Computer Science, Engineering and Information Technology, vol. 2(4), pages 387-395, August.
    • Handle: RePEc:jbh:ijsrcs:v2:y2017:i4:id:hcseit172489
    Note: Article URL: https://ijsrcseit.com/CSEIT172489
    as

    Download full text from publisher

    File URL: https://ijsrcseit.com/CSEIT172489
    File Function: Article URL
    Download Restriction: no
    File URL: https://ijsrcseit.com/paper/CSEIT172489.pdf
    File Function: Full text
    Download Restriction: no
    ---><---

    More about this item

    Keywords

    ;
    ;
    ;
    ;

    Statistics

    Access and download statistics

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:jbh:ijsrcs:v2:y2017:i4:id:hcseit172489. See general information about how to correct material in RePEc.

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no bibliographic references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: Pankaj Sharma (USA) (email available below). General contact details of provider: https://ijsrcseit.com/home .

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service. RePEc uses bibliographic data supplied by the respective publishers.