IDEAS home Printed from https://ideas.repec.org/a/jbh/ijsrcs/v2y2017i3idhcseit1723216.html

Design and Implementation of Basic Logic Gates and Adder Circuits with Memristor

Author

Listed:
  • S. Govardhana Rao
  • Y. Bhavani Prasad

Abstract

The "memristor" was actually deducted by Leon Chua, a mathematician in 1971, with no actual realization or physical presentation of it. This research focuses on implementing the component into hybrid electronic device that would give identical result to its identical device which is fully CMOS structured. The research includes integrating spice-model of the memristor into appropriate software for simulation, in this paper; I have designed a hybrid Memristor-CMOS (MeMOS) logic based adder circuit that can be used in based logic computational architectures. I have also analyzed the transient response of logic gates designed using MeMOS logic circuits. MeMOS use CMOS 180 nm process with memristor to compute Boolean logic operations. Various parameters including Ares, delay and power dissipation are computed and compared with standard CMOS 180 nm logic design. The proposed logic shows better area utilization and excellent results from existing CMOS logic circuits at standard 1.8 V operating voltage.

Suggested Citation

  • S. Govardhana Rao & Y. Bhavani Prasad, 2017. "Design and Implementation of Basic Logic Gates and Adder Circuits with Memristor," International Journal of Scientific Research in Computer Science, Engineering and Information Technology, International Journal of Scientific Research in Computer Science, Engineering and Information Technology, vol. 2(3), pages 646-654, June.
  • Handle: RePEc:jbh:ijsrcs:v2:y2017:i3:id:hcseit1723216
    Note: Article URL: https://ijsrcseit.com/CSEIT1723216
    as

    Download full text from publisher

    File URL: https://ijsrcseit.com/CSEIT1723216
    File Function: Article URL
    Download Restriction: no

    File URL: https://ijsrcseit.com/paper/CSEIT1723216.pdf
    File Function: Full text
    Download Restriction: no
    ---><---

    More about this item

    Keywords

    ;
    ;
    ;
    ;

    Statistics

    Access and download statistics

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:jbh:ijsrcs:v2:y2017:i3:id:hcseit1723216. See general information about how to correct material in RePEc.

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no bibliographic references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: Pankaj Sharma (USA) (email available below). General contact details of provider: https://ijsrcseit.com/home .

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service. RePEc uses bibliographic data supplied by the respective publishers.