Author
Abstract
Validation of automotive embedded control systems has grown increasingly complex as chassis and powertrain architectures expand in software content, cross-domain coupling, and real-time execution demands. Conventional cross-level-integration (xiL) validation frameworks treat model-in-the-loop (MiL), software-in-the-loop (SiL), and hardware-in-the-loop (HIL) environments as sequential, loosely coupled stages, a structure that introduces semantic drift, redundant test effort, and systemic gaps in coverage. This paper proposes a HIL-centric unified automation architecture in which HIL serves as the central execution authority across all fidelity levels. The architecture establishes three foundational abstractions—declarative test specifications, canonical plant models compliant with the Functional Mock-up Interface (FMI) standard, and standardized execution interfaces—that eliminate environment-to-environment inconsistency and enable automated synthesis of real-time functional models and dynamic HIL configurations. Formalized scenario orchestration and multi-level fault injection are integrated into continuous validation pipelines, enabling large-scale, data-driven safety campaigns. Representative benchmarks enabled by the framework include validation of at least 80% of safety-relevant scenarios prior to physical prototype availability, a reduction in late-phase defect discovery of 50% or more, diagnostic coverage exceeding 90% across injected fault classes, and end-to-end validation turnaround within 24 hours of a software or calibration change. The contributions reposition HIL from a late-stage quality gate into a continuous decision intelligence platform, directly addressing the validation scalability challenges of software-defined vehicle development.
Suggested Citation
Sana Fatima, 2026.
"A Hardware-in-the-Loop–Centric Unified Automation Architecture for Scalable, Real-Time Validation of Model-Based Automotive Chassis and Powertrain Control Systems,"
International Journal of Scientific Research in Computer Science, Engineering and Information Technology, International Journal of Scientific Research in Computer Science, Engineering and Information Technology, vol. 12(3), pages 758-769, June.
Handle:
RePEc:jbh:ijsrcs:v12:y2026:i3:id:2083
DOI: 10.32628/CSEIT26123375
Note: Article URL: https://ijsrcseit.com/home/article/view/CSEIT26123375
Download full text from publisher
Corrections
All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:jbh:ijsrcs:v12:y2026:i3:id:2083. See general information about how to correct material in RePEc.
If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.
We have no bibliographic references for this item. You can help adding them by using this form .
If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.
For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: Pankaj Sharma (USA) (email available below). General contact details of provider: https://ijsrcseit.com/home .
Please note that corrections may take a couple of weeks to filter through
the various RePEc services.