Author
Abstract
This technical article explores advanced optimization techniques for backend systems in real-time fraud detection, focusing on achieving minimal latency while maintaining high accuracy in transaction processing. Through comprehensive implementation of in-memory databases, multi-level caching strategies, and asynchronous processing pipelines, the system achieved a 99th percentile response time of 212 microseconds, representing a 77% improvement over traditional architectures. The integration of serverless computing for dynamic scaling enabled handling of up to 228,000 transactions per second, while edge computing deployment reduced network latency from 95ms to 22.3ms per transaction. The system maintained 99.985% fraud detection accuracy while reducing CPU utilization from 82% to 38% and memory utilization from 88% to 52%. The article presents detailed performance benchmarks from production environments, demonstrating these significant improvements in response times, throughput, and resource utilization. Additionally, the article addresses implementation challenges and solutions across different architectural layers, from data storage to model deployment, while considering crucial aspects such as privacy preservation and regulatory compliance in financial systems. The optimizations resulted in a 37% reduction in operational costs while maintaining strict compliance with data protection regulations.
Suggested Citation
Avinash Rahul Gudimetla, 2025.
"Backend Latency Optimization in Real-Time Fraud Detection Systems,"
International Journal of Scientific Research in Computer Science, Engineering and Information Technology, International Journal of Scientific Research in Computer Science, Engineering and Information Technology, vol. 11(1), pages 3295-3308, February.
Handle:
RePEc:jbh:ijsrcs:v11:y2025:i1:id:1008
DOI: 10.32628/CSEIT251112349
Note: Article URL: https://ijsrcseit.com/home/article/view/CSEIT251112349
Download full text from publisher
Corrections
All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:jbh:ijsrcs:v11:y2025:i1:id:1008. See general information about how to correct material in RePEc.
If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.
We have no bibliographic references for this item. You can help adding them by using this form .
If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.
For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: Pankaj Sharma (email available below). General contact details of provider: https://ijsrcseit.com/home .
Please note that corrections may take a couple of weeks to filter through
the various RePEc services.