IDEAS home Printed from https://ideas.repec.org/a/jbh/ijsrcs/v10y2024i6id397.html

Formal Verification with ABV : A Superior Alternative to UVM for Complex Computing Chips

Author

Listed:
  • Kaushik Velapa Reddy

Abstract

This article explores the evolution and effectiveness of formal verification enhanced with Assertion-Based Verification (ABV) as a superior alternative to traditional Universal Verification Methodology (UVM) in complex computing chip design. Through analysis of implementation data from major semiconductor companies, including Intel's Core i7 and IBM's POWER processors, the article demonstrates how formal methods achieve up to 100% coverage of critical modules compared to UVM's typical 80-85% coverage. The research presents quantitative evidence of formal verification's advantages, including a 25-30% reduction in verification cycles, a 40% increase in security vulnerability detection, and a 55% reduction in overall verification time through advanced techniques such as compositional verification and proof decomposition. The article also addresses scalability challenges and resource optimization strategies, providing a comprehensive framework for implementing formal verification in modern chip design workflows.

Suggested Citation

  • Kaushik Velapa Reddy, 2024. "Formal Verification with ABV : A Superior Alternative to UVM for Complex Computing Chips," International Journal of Scientific Research in Computer Science, Engineering and Information Technology, International Journal of Scientific Research in Computer Science, Engineering and Information Technology, vol. 10(6), pages 90-98, November.
    • Handle: RePEc:jbh:ijsrcs:v10:y2024:i6:id:397
    DOI: 10.32628/CSEIT24106157
    Note: Article URL: https://ijsrcseit.com/home/article/view/CSEIT24106157
    as

    Download full text from publisher

    File URL: https://ijsrcseit.com/home/article/view/CSEIT24106157
    File Function: Article URL
    Download Restriction: no
    File URL: https://ijsrcseit.com/home/article/download/CSEIT24106157/CSEIT24106157
    File Function: Full text
    Download Restriction: no
    File URL: https://libkey.io/10.32628/CSEIT24106157?utm_source=ideas
    LibKey link: if access is restricted and if your library uses this service, LibKey will redirect you to where you can use your library subscription to access this item
    ---><---

    More about this item

    Keywords

    ;
    ;
    ;
    ;
    ;

    Statistics

    Access and download statistics

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:jbh:ijsrcs:v10:y2024:i6:id:397. See general information about how to correct material in RePEc.

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no bibliographic references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: Pankaj Sharma (USA) (email available below). General contact details of provider: https://ijsrcseit.com/home .

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service. RePEc uses bibliographic data supplied by the respective publishers.