IDEAS home Printed from https://ideas.repec.org/a/ijs/ijsrse/v2y2016i6idhijsrset1841244.html

Dynamic Dispatch Scheduling for High Performance VLIW Architecture

Author

Listed:
  • R. Ramesh Babu
  • Sachin Saxena

Abstract

VLIW architecture has become widespread due to the combined bene?ts of simple hardware and compiler-extracted instruction-level parallelism. However, the VLIW instruction set architecture and its hardware implementation are tightly coupled, a novel simultaneous multithreading VLIW architecture with dynamic dispatch mechanism to address the challenge of the underutilization of computing resources. The SMT technology exploits the unused instruction slots by converting the thread level parallelism to the instruction-level parallelism, improving the efficiency. On the availability of the corresponding functional units. With the dynamic dispatch mechanism, the issues instructions to functional unit at run-time rather than at compile-time, such that the issue conflicts among multiple threads are reduced significantly. The new VLIW architecture shows that it can effectively increase the processor throughput and improve the performance.

Suggested Citation

  • R. Ramesh Babu & Sachin Saxena, 2016. "Dynamic Dispatch Scheduling for High Performance VLIW Architecture," International Journal of Scientific Research in Science, Engineering and Technology, International Journal of Scientific Research in Science, Engineering and Technology, vol. 2(6), pages 770-776, December.
    • Handle: RePEc:ijs:ijsrse:v2:y2016:i6:id:hijsrset1841244
    Note: Article URL: https://ijsrset.com/IJSRSET1841244
    as

    Download full text from publisher

    File URL: https://ijsrset.com/IJSRSET1841244
    File Function: Article URL
    Download Restriction: no
    File URL: https://ijsrset.com/paper/3765.pdf
    File Function: Full text
    Download Restriction: no
    ---><---

    More about this item

    Keywords

    ;
    ;
    ;
    ;

    Statistics

    Access and download statistics

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:ijs:ijsrse:v2:y2016:i6:id:hijsrset1841244. See general information about how to correct material in RePEc.

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no bibliographic references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: Pankaj Sharma (email available below). General contact details of provider: https://ijsrset.com/home .

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service. RePEc uses bibliographic data supplied by the respective publishers.