IDEAS home Printed from https://ideas.repec.org/a/ijs/ijsrse/v2y2016i2idhijsrset1622364.html

Performance Analyzing of CMOS Gates by Sub Clocking Method Using Cadence Tools

Author

Listed:
  • N. Prabhu
  • T. Ravichandran
  • S. Vigneshwaran

Abstract

Reducing the power consumed by the device is the emerging trend. The aim of this project is to reduce the leakage current of the circuit by using the Sub Clocking technology. It is the process of switching the circuit by means of partially ON to reduce the power consumption. In this paper there are two modes of operation are implemented.1. Half mode operation, 2. Full mode operation. This mode of operation are implemented in the two designing method. Design-1: pMOS and nMOS are connected at the header side of the standard CMOS circuit.Design-2: pMOS and nMOS are connected at the header side of the standard CMOS circuit. pMOS and nMOS transistor at the header and footer side are refer to be as a Sub Clock control unit. Any one of the transistor is ON for a half mode operation and both the transistor are turn ON for full mode of operation. This will do by using the control signal to the unit.

Suggested Citation

  • N. Prabhu & T. Ravichandran & S. Vigneshwaran, 2016. "Performance Analyzing of CMOS Gates by Sub Clocking Method Using Cadence Tools," International Journal of Scientific Research in Science, Engineering and Technology, International Journal of Scientific Research in Science, Engineering and Technology, vol. 2(2), pages 1060-1064, December.
    • Handle: RePEc:ijs:ijsrse:v2:y2016:i2:id:hijsrset1622364
    Note: Article URL: https://ijsrset.com/IJSRSET1622364
    as

    Download full text from publisher

    File URL: https://ijsrset.com/IJSRSET1622364
    File Function: Article URL
    Download Restriction: no
    File URL: https://ijsrset.com/paper/1218.pdf
    File Function: Full text
    Download Restriction: no
    ---><---

    More about this item

    Keywords

    ;
    ;
    ;
    ;
    ;
    ;
    ;
    ;
    ;

    Statistics

    Access and download statistics

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:ijs:ijsrse:v2:y2016:i2:id:hijsrset1622364. See general information about how to correct material in RePEc.

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no bibliographic references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: Pankaj Sharma (email available below). General contact details of provider: https://ijsrset.com/home .

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service. RePEc uses bibliographic data supplied by the respective publishers.