IDEAS home Printed from https://ideas.repec.org/a/igg/jitpm0/v5y2014i4p24-49.html
   My bibliography  Save this article

Building Information Modeling using Hardware Genetic Algorithms with Field-Programmable Gate Arrays

Author

Listed:
  • Khoa N. Le

    (School of Computing, Engineering and Mathematics, University of Western Sydney, South Penrith, Australia)

  • Ivan W. H. Fung

    (Department of Civil and Architectural Engineering, City University of Hong Kong, Kowloon Tong, Hong Kong)

  • Vivian W. Y. Tam

    (School of Computing, Engineering and Mathematics, University of Western Sydney, South Penrith, Australia)

  • Leslie Yip

    (Department of Civil and Architectural Engineering, City University of Hong Kong, Kowloon Tong, Hong Kong)

  • Eric W. M. Lee

    (Department of Civil and Architectural Engineering, City University of Hong Kong, Kowloon Tong, Hong Kong)

Abstract

Genetic algorithms (GAs) have found many applications in various fields such as physics, signal processing, artificial intelligence and recently construction engineering management. For a long time, GAs are usually criticized to be time-consuming, making it unpractical for real-time applications. This paper presents a new technique which can be used: (1) to automate construction activities, and (2) to improve building information modeling which has become an attractive research topic around the world. Different from the generic GA techniques employed in the literature, this paper proposes a new GA using hardware with field-programmable gate arrays. The proposed technique is shown to improve speed and lessen computational power. Hardware implementation of GA using static random access memory-based field-programmable gate arrays with synthesizable very hardware description language coding is introduced. Detailed analyses on the field-programmable gate arrays are given which show that it is suitable for real-time applications. As a result, GA is modified so that it can be implemented in series and parallel which can greatly improve computational hardware performance. Configuration of parallelization is available with a peripheral component interconnect interface, which further helps to form a fast optimization tool for real-time applications. The ultimate goal of this paper is thus to design an effective GA technique which can be employed to support building information modeling and to effectively automate critical processes in construction projects.

Suggested Citation

  • Khoa N. Le & Ivan W. H. Fung & Vivian W. Y. Tam & Leslie Yip & Eric W. M. Lee, 2014. "Building Information Modeling using Hardware Genetic Algorithms with Field-Programmable Gate Arrays," International Journal of Information Technology Project Management (IJITPM), IGI Global, vol. 5(4), pages 24-49, October.
  • Handle: RePEc:igg:jitpm0:v:5:y:2014:i:4:p:24-49
    as

    Download full text from publisher

    File URL: http://services.igi-global.com/resolvedoi/resolve.aspx?doi=10.4018/ijitpm.2014100102
    Download Restriction: no

    More about this item

    Statistics

    Access and download statistics

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:igg:jitpm0:v:5:y:2014:i:4:p:24-49. See general information about how to correct material in RePEc.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: (Journal Editor). General contact details of provider: https://www.igi-global.com .

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service hosted by the Research Division of the Federal Reserve Bank of St. Louis . RePEc uses bibliographic data supplied by the respective publishers.