IDEAS home Printed from https://ideas.repec.org/a/ids/eujine/v5y2011i3p292-312.html
   My bibliography  Save this article

Simulation analysis of semiconductor manufacturing with small lot size and batch tool replacements

Author

Listed:
  • Kilian Stubbe
  • Oliver Rose

Abstract

Long cycle times in semiconductor manufacturing represent an increasing challenge for the industry and lead to a growing need for breakthrough approaches to reduce it. Small lot sizes and the conversion of batch processes to mini-batch or single-wafer processes are widely regarded as a promising means for a step-wise cycle time reduction. However, there is still a lack of comprehensive and meaningful studies. In this paper, we present results of our modelling and simulation assessment. Our simulation analysis shows that small lot size and the replacement of batch tools with mini-batch or single wafer tools lead to significant reductions in cycle time but the effectiveness of lot size reduction is questionable if reduced by more than half. [Received: 02 June 2009; Revised: 24 November 2009, 04 February 2010; Accepted: 08 February 2010]

Suggested Citation

  • Kilian Stubbe & Oliver Rose, 2011. "Simulation analysis of semiconductor manufacturing with small lot size and batch tool replacements," European Journal of Industrial Engineering, Inderscience Enterprises Ltd, vol. 5(3), pages 292-312.
  • Handle: RePEc:ids:eujine:v:5:y:2011:i:3:p:292-312
    as

    Download full text from publisher

    File URL: http://www.inderscience.com/link.php?id=41618
    Download Restriction: Access to full text is restricted to subscribers.

    As the access to this document is restricted, you may want to search for a different version of it.

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:ids:eujine:v:5:y:2011:i:3:p:292-312. See general information about how to correct material in RePEc.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: (Carmel O'Grady). General contact details of provider: http://www.inderscience.com/browse/index.php?journalID=210 .

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service hosted by the Research Division of the Federal Reserve Bank of St. Louis . RePEc uses bibliographic data supplied by the respective publishers.