IDEAS home Printed from https://ideas.repec.org/a/gam/jeners/v15y2022i13p4685-d848370.html
   My bibliography  Save this article

Thermal Rectification and Thermal Logic Gates in Graded Alloy Semiconductors

Author

Listed:
  • Ryan C. Ng

    (Catalan Institute of Nanoscience and Nanotechnology (ICN2), CSIC, and BIST, Campus UAB, Bellaterra, 08193 Barcelona, Spain)

  • Alejandro Castro-Alvarez

    (Centro de Excelencia en Medicina Traslacional, Laboratorio de Bioproductos Farmacéuticos y Cosméticos, Facultad de Medicina, Universidad de La Frontera, Av. Francisco Salazar 01145, Temuco 4780000, Chile)

  • Clivia M. Sotomayor-Torres

    (Catalan Institute of Nanoscience and Nanotechnology (ICN2), CSIC, and BIST, Campus UAB, Bellaterra, 08193 Barcelona, Spain
    ICREA—Instituciò Catalana de Recerca i Estudis Avançats, 08010 Barcelona, Spain)

  • Emigdio Chávez-Ángel

    (Catalan Institute of Nanoscience and Nanotechnology (ICN2), CSIC, and BIST, Campus UAB, Bellaterra, 08193 Barcelona, Spain)

Abstract

Classical thermal rectification arises from the contact between two dissimilar bulk materials, each with a thermal conductivity ( k ) with a different temperature dependence. Here, we study thermal rectification in a Si (1− x ) Ge x alloy with a spatial dependence on the atomic composition. Rectification factors ( R = k max / k min ) of up to 3.41 were found. We also demonstrate the suitability of such an alloy for logic gates using a thermal AND gate as an example by controlling the thermal conductivity profile via the alloy composition. This system is readily extendable to other alloys, since it only depends on the effective thermal conductivity. These thermal devices are inherently advantageous alternatives to their electric counterparts, as they may be able to take advantage of otherwise undesired waste heat in the surroundings. Furthermore, the demonstration of logic operations is a step towards thermal computation.

Suggested Citation

  • Ryan C. Ng & Alejandro Castro-Alvarez & Clivia M. Sotomayor-Torres & Emigdio Chávez-Ángel, 2022. "Thermal Rectification and Thermal Logic Gates in Graded Alloy Semiconductors," Energies, MDPI, vol. 15(13), pages 1-10, June.
    • Handle: RePEc:gam:jeners:v:15:y:2022:i:13:p:4685-:d:848370
    as

    Download full text from publisher

    File URL: https://www.mdpi.com/1996-1073/15/13/4685/pdf
    Download Restriction: no
    File URL: https://www.mdpi.com/1996-1073/15/13/4685/
    Download Restriction: no
    ---><---

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:gam:jeners:v:15:y:2022:i:13:p:4685-:d:848370. See general information about how to correct material in RePEc.

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no bibliographic references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: MDPI Indexing Manager (email available below). General contact details of provider: https://www.mdpi.com .

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service. RePEc uses bibliographic data supplied by the respective publishers.