IDEAS home Printed from https://ideas.repec.org/a/gam/jeners/v11y2018i4p725-d137651.html
   My bibliography  Save this article

Single Inductor-Multiple Output DPWM DC-DC Boost Converter with a High Efficiency and Small Area

Author

Listed:
  • Young Jun Park

    (College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea)

  • Zaffar Hayat Nawaz Khan

    (College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea)

  • Seong Jin Oh

    (College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea)

  • Byeong Gi Jang

    (College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea)

  • Nabeel Ahmad

    (College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea)

  • Danial Khan

    (College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea)

  • Hamed Abbasizadeh

    (College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea)

  • Syed Adil Ali Shah

    (College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea)

  • Young Gun Pu

    (College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea)

  • Keum Cheol Hwang

    (College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea)

  • Youngoo Yang

    (College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea)

  • Minjae Lee

    (School of Electrical Engineering and Computer Science, Gwangju Institute of Science and Technology, Gwangju 61005, Korea)

  • Kang Yoon Lee

    (College of Information and Communication Engineering, Sungkyunkwan University, Suwon 16419, Korea)

Abstract

In this paper, a small-area and high-efficiency single-inductor multiple output (SIMO) boost converter with digital pulse-width modulation (DPWM) is proposed. The DPWM comprises a delay line using interlaced hysteresis delay cells (IHDCs) that occupy a small area while consuming a low power amount. These proposed IHDCs are applied to replace the conventional delay cells of the prior works for both the power and area reductions. Regarding the DC-DC converter, this technique comprises fewer digital blocks in the feedback path compared with the conventional DC-DC converter, and the DPWM architecture uses IHDCs. The purpose of the digital limiter block is to concede some helpful code for the DPWM. The IHDC topology used for delay in DPWM is of the simplest architecture. The high-side power switch gate drivers need individual phases which are generated by phase control. The Complementary Metal Oxide Semiconductor (CMOS)-fabrication process is 55 nm, with a standard supply voltage of 1.8 V and outputs of 2.2 and 2.4 V. The chip area is approximately 170 × 190 µm and its efficiency is 94.4%.

Suggested Citation

  • Young Jun Park & Zaffar Hayat Nawaz Khan & Seong Jin Oh & Byeong Gi Jang & Nabeel Ahmad & Danial Khan & Hamed Abbasizadeh & Syed Adil Ali Shah & Young Gun Pu & Keum Cheol Hwang & Youngoo Yang & Minjae, 2018. "Single Inductor-Multiple Output DPWM DC-DC Boost Converter with a High Efficiency and Small Area," Energies, MDPI, vol. 11(4), pages 1-13, March.
    • Handle: RePEc:gam:jeners:v:11:y:2018:i:4:p:725-:d:137651
    as

    Download full text from publisher

    File URL: https://www.mdpi.com/1996-1073/11/4/725/pdf
    Download Restriction: no
    File URL: https://www.mdpi.com/1996-1073/11/4/725/
    Download Restriction: no
    ---><---

    Citations

    Citations are extracted by the CitEc Project, subscribe to its RSS feed for this item.
    as


    Cited by:

    1. Seok-Kyoon Kim, 2018. "Passivity-Based Robust Output Voltage Tracking Control of DC/DC Boost Converter for Wind Power Systems," Energies, MDPI, vol. 11(6), pages 1-13, June.
    2. Pablo Zumel & Cristina Fernández & Marlon A. Granda & Antonio Lázaro & Andrés Barrado, 2018. "Computer-Aided Design of Digital Compensators for DC/DC Power Converters," Energies, MDPI, vol. 11(12), pages 1-21, November.

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:gam:jeners:v:11:y:2018:i:4:p:725-:d:137651. See general information about how to correct material in RePEc.

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no bibliographic references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: MDPI Indexing Manager (email available below). General contact details of provider: https://www.mdpi.com .

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service. RePEc uses bibliographic data supplied by the respective publishers.