IDEAS home Printed from https://ideas.repec.org/a/etm/ijsrst/v11y2024i2id34.html

Implementation of Logic-Locking Technique Based on Probability Using Back End Tool

Author

Listed:
  • P. Rajesh
  • Sompalli Charan Sai
  • Vellala Sai Sri Pranathi
  • Udatha Kavya Sree
  • Thippareddy Asuvardhan Reddy
  • A R Kushal

Abstract

Integrated circuit (IC) piracy and overproduction are serious issues that threaten the security and integrity of a system. Logic locking is a type of hardware technique where additional key gates are inserted into the circuit. Here probability-based logic-locking technique to protect the design of a circuit. Our proposed technique, called “ProbLock”, can be applied to both combinational and sequential circuits through a critical selection process. We have to use filtering process to select the best location of key gates based on various constraints. Each step in the filtering process generates a subset of nodes for each constraint. The Probability-Based Logic-Locking Technique is a security measure that aims to protect the confidentiality and integrity of integrated circuits. This technique uses a combination of DSCH and MICROWIND tools to generate logic-locked designs that are resistant to reverse engineering attacks. The logic-locking process involves adding additional gates to the design, which are controlled by secret keys, and thereby obfuscating the original circuit's functionality. The probability-based approach introduces randomness in the process, making it difficult for attackers to determine the correct key. By using a stochastic algorithm, the locking mechanism generates a set of gates that have a probability distribution based on the secret key. The resulting design is then verified for correctness and functionality using MICROWIND tools. This abstract presents a novel technique for generating logic-locked designs using DSCH and MICROWIND tools with a probability-based approach. The technique aims to provide increased security for integrated circuits, making them less vulnerable to reverse engineering attacks. The proposed technique is evaluated using simulations and experimental results, which demonstrate the effectiveness of the approach in preventing unauthorized access to sensitive information stored in the circuit.

Suggested Citation

  • P. Rajesh & Sompalli Charan Sai & Vellala Sai Sri Pranathi & Udatha Kavya Sree & Thippareddy Asuvardhan Reddy & A R Kushal, 2024. "Implementation of Logic-Locking Technique Based on Probability Using Back End Tool," International Journal of Scientific Research in Science and Technology, Technoscience Academy, vol. 11(2), pages 262-272, April.
  • Handle: RePEc:etm:ijsrst:v11:y2024:i2:id:34
    DOI: 10.32628/IJSRST52411241
    as

    Download full text from publisher

    File URL: https://ijsrst.com/home/article/view/IJSRST52411241
    File Function: Abstract page
    Download Restriction: no

    File URL: https://ijsrst.com/home/article/download/IJSRST52411241/IJSRST52411241
    File Function: Full text
    Download Restriction: no

    File URL: https://libkey.io/10.32628/IJSRST52411241?utm_source=ideas
    LibKey link: if access is restricted and if your library uses this service, LibKey will redirect you to where you can use your library subscription to access this item
    ---><---

    More about this item

    Keywords

    ;
    ;

    Statistics

    Access and download statistics

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:etm:ijsrst:v11:y2024:i2:id:34. See general information about how to correct material in RePEc.

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no bibliographic references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: Pankaj Sharma (email available below). General contact details of provider: https://ijsrst.com/home .

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service. RePEc uses bibliographic data supplied by the respective publishers.