This file is part of IDEAS, which uses RePEc data


[ Papers | Articles | Software | Books | Chapters | Authors | Institutions | JEL Classification | NEP reports | Search | New papers by email | Author registration | Rankings | Volunteers | FAQ | Blog | Help! ]

The Topology of Technology Graphs: Small World Patterns in Electronic Circuits

Author info | Abstract | Publisher info | Download info | Related research | Statistics
Author Info
Ramon Ferrer i Cancho
Christiaan Janssen
Ricard V. Solé
Abstract

Recent theoretical studies and extensive data analyses have revealed a common feature displayed by biological, social and technological networks: the presence of small world patterns. Here we analyse this problem by using several graphs obtained from one of the most common technological systems: electronic circuits. It is shown that both analogic and digital circuits exhibit SW behavior. We conjecture that the SW pattern arises from the compact design in which many elements share a small, close physical neighborhood plus the fact that the system must define a single connected component (which requires shortcuts connecting different integrated clusters). The degree distributions displayed are consistent with a conjecture concerning the sharp cutoffs associated to the presence of costly connections [Amaral et al., Proc. Natl. Acad. Sci. USA 97 , 11149 (2000)] thus providing a limit case for the classes of universality of small world patterns from real, artificial networks. The consequences for circuit design are outlined.

Download Info
To our knowledge, this item is not available for download. To find whether it is available, there are three options:
1. Check below under "Related research" whether another version of this item is available online.
2. Check on the provider's web page whether it is in fact available.
3. Perform a search for a similarly titled item that would be available.

Publisher Info
Paper provided by Santa Fe Institute in its series Working Papers with number 01-05-029.

Download reference. The following formats are available: HTML (with abstract), plain text (with abstract), BibTeX, RIS (EndNote, RefMan, ProCite), ReDIF
Length:
Date of creation: May 2001
Date of revision:
Handle: RePEc:wop:safiwp:01-05-029

Contact details of provider:
Postal: 1399 Hyde Park Road, Santa Fe, New Mexico 87501
Web page: http://www.santafe.edu/sfi/publications/working-papers.html
More information through EDIRC

For technical questions regarding this item, or to correct its listing, contact: (Thomas Krichel).

Related research
Keywords: Small world; electronic devices; networks; graph theory; evolvable hardware; statistical physics;

This paper has been announced in the following NEP Reports:

Statistics
Access and download statistics

Did you know? You too can volunteer for RePEc, for example by encouraging others to register as authors.

This page was last updated on 2009-11-20.


This information is provided to you by IDEAS at the Department of Economics, College of Liberal Arts and Sciences, University of Connecticut using RePEc data on a server sponsored by the Society for Economic Dynamics.