Improving Software Performance in the Compute Unified Device Architecture
AbstractThis paper analyzes several aspects regarding the improvement of software performance for applications written in the Compute Unified Device Architecture CUDA). We address an issue of great importance when programming a CUDA application: the Graphics Processing Unitâ€™s (GPUâ€™s) memory management through ranspose ernels. We also benchmark and evaluate the performance for progressively optimizing a transposing matrix application in CUDA. One particular interest was to research how well the optimization techniques, applied to software application written in CUDA, scale to the latest generation of general-purpose graphic processors units (GPGPU), like the Fermi architecture implemented in the GTX480 and the previous architecture implemented in GTX280. Lately, there has been a lot of interest in the literature for this type of optimization analysis, but none of the works so far (to our best knowledge) tried to validate if the optimizations can apply to a GPU from the latest Fermi architecture and how well does the Fermi architecture scale to these software performance improving techniques.
Download InfoIf you experience problems downloading a file, check if you have the proper application to view it first. In case of further problems read the IDEAS help page. Note that these files are not on the IDEAS site. Please be patient as the files may be large.
Bibliographic InfoArticle provided by Academy of Economic Studies - Bucharest, Romania in its journal Informatica Economica.
Volume (Year): 14 (2010)
Issue (Month): 4 ()
Compute Unified Device Architecture; Fermi Architecture; Naive Transpose; Coalesced Transpose; Shared Memory Copy; Loop in Kernel; Loop over Kernel;
You can help add them by filling out this form.
CitEc Project, subscribe to its RSS feed for this item.
- Alexandru Pîrjan, 2012. "Solutions For Optimizing The Stream Compaction Algorithmic Function Using The Compute Unified Device Architecture," Romanian Economic Business Review, Romanian-American University, vol. 6(1), pages 216-231, May.
- Ion Lungu & Dana-Mihaela Petroşanu & Alexandru Pîrjan, 2011. "Solutions For Optimizing The Data Parallel Prefix Sum Algorithm Using The Compute Unified Device Architecture," Romanian Economic Business Review, Romanian-American University, vol. 5(2.1), pages 465-477, December.
For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: (Paul Pocatilu).
If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.
If references are entirely missing, you can add them using this form.
If the full references list an item that is present in RePEc, but the system did not link to it, you can help with this form.
If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your profile, as there may be some citations waiting for confirmation.
Please note that corrections may take a couple of weeks to filter through the various RePEc services.