Solutions For Optimizing The Data Parallel Prefix Sum Algorithm Using The Compute Unified Device Architecture
AbstractIn this paper, we analyze solutions for optimizing the data parallel prefix sum function using the Compute Unified Device Architecture (CUDA) that provides a viable solution for accelerating a broad class of applications. The parallel prefix sum function is an essential building block for many data mining algorithms, and therefore its optimization facilitates the whole data mining process. Finally, we benchmark and evaluate the performance of the optimized parallel prefix sum building block in CUDA.
Download InfoIf you experience problems downloading a file, check if you have the proper application to view it first. In case of further problems read the IDEAS help page. Note that these files are not on the IDEAS site. Please be patient as the files may be large.
Bibliographic InfoArticle provided by Romanian-American University in its journal Journal of Information Systems and Operations Management.
Volume (Year): 5 (2011)
Issue (Month): 2.1 (December)
CUDA; threads; GPGPU; parallel prefix sum; parallel processing; task synchronization; warp;
Please report citation or reference errors to , or , if you are the registered author of the cited work, log in to your RePEc Author Service profile, click on "citations" and make appropriate adjustments.:
- Alexandru PIRJAN, 2010. "Improving Software Performance in the Compute Unified Device Architecture," Informatica Economica, Academy of Economic Studies - Bucharest, Romania, Academy of Economic Studies - Bucharest, Romania, vol. 14(4), pages 30-47.
- Dana-Mihaela Petroşanu & Alexandru Pîrjan, 2012. "Economic Considerations Regarding The Opportunity Of Optimizing Data Processing Using Graphics Processing Units," Romanian Economic Business Review, Romanian-American University, Romanian-American University, vol. 6(1), pages 204-215, May.
- Alexandru Pîrjan & Dana-Mihaela Petroşanu, 2012. "Solutions For Optimizing The Radix Sort Algorithmic Function Using The Compute Unified Device Architecture," Romanian Economic Business Review, Romanian-American University, Romanian-American University, vol. 6(2), pages 344-358, December.
For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: (Alex Tabusca).
If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.
If references are entirely missing, you can add them using this form.
If the full references list an item that is present in RePEc, but the system did not link to it, you can help with this form.
If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your profile, as there may be some citations waiting for confirmation.
Please note that corrections may take a couple of weeks to filter through the various RePEc services.