IDEAS home Printed from https://ideas.repec.org/a/spr/ijsaem/v13y2022i1d10.1007_s13198-021-01605-x.html
   My bibliography  Save this article

High performance FPGA based secured hardware model for IoT devices

Author

Listed:
  • Anurag Shrivastava

    (Lakshmi Narain College of Technology and Science)

  • D. Haripriya

    (SRM Institute of Science and Technology,)

  • Yogini Dilip Borole

    (G H Raisoni Institute of Engineering and Technology)

  • Archana Nanoty

    (CVM University)

  • Charanjeet Singh

    (Deenbandhu Chhotu Ram University of Science and Technology)

  • Divyansh Chauhan

    (Chitkara University)

Abstract

Data transmission is always vulnerable to assault on the digital side. Cipher strength analysis is a crucial component of a business or academic safety evaluation. For data security, a robust encryption process is needed. Therefore, Advanced Encryption Standard (AES), an encoding requirement that was better than the standard, was modified in 2001 by the US National Institute of Standards and Technology. The AES algorithm is solely based on the design of substitution-permutation network concept and performs well in both software and hardware. The described method is an algorithm that uses a single identical secret key for encryption and decryption. Public or private, commercial etc. programmes are not allowed to utilise it. To date, significant research on spot methods is presently being conducted to protect further the AES algorithm. This research work focuses on describing the comparison of time and performance when two FPGAs are utilized for the architecture of the AES. This work introduces a methodology of encrypting AES algorithm for fast processing of IoT devices. In this, the AES algorithm are implemented on two FPGAs and it has been realized that the Spartan-6 FPGA provides better throughput and less time delay to the FPGA based IoT devices.

Suggested Citation

  • Anurag Shrivastava & D. Haripriya & Yogini Dilip Borole & Archana Nanoty & Charanjeet Singh & Divyansh Chauhan, 2022. "High performance FPGA based secured hardware model for IoT devices," International Journal of System Assurance Engineering and Management, Springer;The Society for Reliability, Engineering Quality and Operations Management (SREQOM),India, and Division of Operation and Maintenance, Lulea University of Technology, Sweden, vol. 13(1), pages 736-741, March.
    • Handle: RePEc:spr:ijsaem:v:13:y:2022:i:1:d:10.1007_s13198-021-01605-x
    DOI: 10.1007/s13198-021-01605-x
    as

    Download full text from publisher

    File URL: http://link.springer.com/10.1007/s13198-021-01605-x
    File Function: Abstract
    Download Restriction: Access to the full text of the articles in this series is restricted.
    File URL: https://libkey.io/10.1007/s13198-021-01605-x?utm_source=ideas
    LibKey link: if access is restricted and if your library uses this service, LibKey will redirect you to where you can use your library subscription to access this item
    ---><---

    As the access to this document is restricted, you may want to search for a different version of it.

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:spr:ijsaem:v:13:y:2022:i:1:d:10.1007_s13198-021-01605-x. See general information about how to correct material in RePEc.

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no bibliographic references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: Sonal Shukla or Springer Nature Abstracting and Indexing (email available below). General contact details of provider: http://www.springer.com .

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service. RePEc uses bibliographic data supplied by the respective publishers.