IDEAS home Printed from https://ideas.repec.org/a/gam/jeners/v15y2022i2p575-d724323.html
   My bibliography  Save this article

Capacitor Voltage Balancing of a Grid-Tied, Cascaded Multilevel Converter with Binary Asymmetric Voltage Levels Using an Optimal One-Step-Ahead Switching-State Combination Approach

Author

Listed:
  • Manuel Kuder

    (Department of Electrical Engineering, Bundeswehr University Munich, Werner-Heisenberg-Weg 39, 85579 Neubiberg, Germany)

  • Anton Kersten

    (Department of Electrical Engineering, Bundeswehr University Munich, Werner-Heisenberg-Weg 39, 85579 Neubiberg, Germany
    Department of Electrical Engineering, Chalmers University of Technology, Hörsalsvägen 11, 41258 Gothenburg, Sweden)

  • Jose-Luis Marques-Lopez

    (Department of Electrical Engineering, Bundeswehr University Munich, Werner-Heisenberg-Weg 39, 85579 Neubiberg, Germany)

  • Julian Estaller

    (Department of Electrical Engineering, Bundeswehr University Munich, Werner-Heisenberg-Weg 39, 85579 Neubiberg, Germany)

  • Johannes Buberger

    (Department of Electrical Engineering, Bundeswehr University Munich, Werner-Heisenberg-Weg 39, 85579 Neubiberg, Germany)

  • Florian Schwitzgebel

    (Department of Electrical Engineering, Bundeswehr University Munich, Werner-Heisenberg-Weg 39, 85579 Neubiberg, Germany)

  • Torbjörn Thiringer

    (Department of Electrical Engineering, Chalmers University of Technology, Hörsalsvägen 11, 41258 Gothenburg, Sweden)

  • Anton Lesnicar

    (Department of Electrical Engineering, Bundeswehr University Munich, Werner-Heisenberg-Weg 39, 85579 Neubiberg, Germany)

  • Rainer Marquardt

    (Department of Electrical Engineering, Bundeswehr University Munich, Werner-Heisenberg-Weg 39, 85579 Neubiberg, Germany)

  • Thomas Weyh

    (Department of Electrical Engineering, Bundeswehr University Munich, Werner-Heisenberg-Weg 39, 85579 Neubiberg, Germany)

  • Richard Eckerle

    (Department of Electrical Engineering, Bundeswehr University Munich, Werner-Heisenberg-Weg 39, 85579 Neubiberg, Germany)

Abstract

This paper presents a novel capacitor voltage balancing control approach for cascaded multilevel inverters with an arbitrary number of series-connected H-Bridge modules (floating capacitor modules) with asymmetric voltages, tiered by a factor of two (binary asymmetric). Using a nearest-level reference waveform, the balancing approach uses a one-step-ahead approach to find the optimal switching-state combination among all redundant switching-state combinations to balance the capacitor voltages as quickly as possible. Moreover, using a Lyapunov function candidate and considering LaSalle’s invariance principle, it is shown that an offline calculated trajectory of optimal switching-state combinations for each discrete output voltage level can be used to operate (asymptotically stable) the inverter without measuring any of the capacitor voltages, achieving a novel sensorless control as well. To verify the stability of the one-step-ahead balancing approach and its sensorless variant, a demonstrator inverter with 33 levels is operated in grid-tied mode. For the chosen 33-level converter, the NPC main-stage and the individual H-bridge modules are operated with an individual switching frequency of about 1 kHz and 2 kHz, respectively. The sensorless approach slightly reduced the dynamic system response and, furthermore, the current THD for the chosen operating point was increased from 3.28 to 4.58 in comparison with that of using the capacitor voltage feedback.

Suggested Citation

  • Manuel Kuder & Anton Kersten & Jose-Luis Marques-Lopez & Julian Estaller & Johannes Buberger & Florian Schwitzgebel & Torbjörn Thiringer & Anton Lesnicar & Rainer Marquardt & Thomas Weyh & Richard Eck, 2022. "Capacitor Voltage Balancing of a Grid-Tied, Cascaded Multilevel Converter with Binary Asymmetric Voltage Levels Using an Optimal One-Step-Ahead Switching-State Combination Approach," Energies, MDPI, vol. 15(2), pages 1-19, January.
  • Handle: RePEc:gam:jeners:v:15:y:2022:i:2:p:575-:d:724323
    as

    Download full text from publisher

    File URL: https://www.mdpi.com/1996-1073/15/2/575/pdf
    Download Restriction: no

    File URL: https://www.mdpi.com/1996-1073/15/2/575/
    Download Restriction: no
    ---><---

    Corrections

    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:gam:jeners:v:15:y:2022:i:2:p:575-:d:724323. See general information about how to correct material in RePEc.

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no bibliographic references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: MDPI Indexing Manager (email available below). General contact details of provider: https://www.mdpi.com .

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service. RePEc uses bibliographic data supplied by the respective publishers.