IDEAS home Printed from
   My bibliography  Save this article

AYSE: Automated System Synthesis Environment


  • Seyit Ozturk

    (University of Houston- Clear Lake, Houston, TX, USA)

  • Faruk Karaagac

    (University of Houston- Clear Lake, Houston, TX, USA)

  • Hakduran Koc

    (University of Houston- Clear Lake, Houston, TX, USA)


This paper presents an educational Electronic Design Automation tool called AYSE (Automated SYstem Synthesis Environment). AYSE is developed to help undergraduate and graduate students better understand and implement fundamental concepts in digital electronic design and synthesis courses. It receives an intermediate format that represents the system behavior and a set of constraints as input; and generates the representation of the actual circuit using the electronic components (functional units, memory and steering logic components) available in its technology library. A user can load the input from an external file or utilize the graphical user interface (GUI). Similarly, the output can be displayed using GUI or written to a file. The user is able to interact with the tool during the synthesis process and select the algorithms to perform three main synthesis tasks; namely, resource allocation, operation scheduling and resource binding/sharing. It is also possible to run the tool for the most efficient solution. The effectiveness of the tool was tested in a graduate level course.

Suggested Citation

  • Seyit Ozturk & Faruk Karaagac & Hakduran Koc, 2014. "AYSE: Automated System Synthesis Environment," International Journal of Technology and Educational Marketing (IJTEM), IGI Global, vol. 4(2), pages 85-102, July.
  • Handle: RePEc:igg:jtem00:v:4:y:2014:i:2:p:85-102

    Download full text from publisher

    File URL:
    Download Restriction: no

    More about this item


    Access and download statistics


    All material on this site has been provided by the respective publishers and authors. You can help correct errors and omissions. When requesting a correction, please mention this item's handle: RePEc:igg:jtem00:v:4:y:2014:i:2:p:85-102. See general information about how to correct material in RePEc.

    For technical questions regarding this item, or to correct its authors, title, abstract, bibliographic or download information, contact: (Journal Editor). General contact details of provider: .

    If you have authored this item and are not yet registered with RePEc, we encourage you to do it here. This allows to link your profile to this item. It also allows you to accept potential citations to this item that we are uncertain about.

    We have no references for this item. You can help adding them by using this form .

    If you know of missing items citing this one, you can help us creating those links by adding the relevant references in the same way as above, for each refering item. If you are a registered author of this item, you may also want to check the "citations" tab in your RePEc Author Service profile, as there may be some citations waiting for confirmation.

    Please note that corrections may take a couple of weeks to filter through the various RePEc services.

    IDEAS is a RePEc service hosted by the Research Division of the Federal Reserve Bank of St. Louis . RePEc uses bibliographic data supplied by the respective publishers.